

COMPAL CONFIDENTIAL

MODEL NAME :CDM60
PCB NO : LA-E071P
BOM P/N :

BR12 KBL-U UMA

Kabylake U


2016-11-07
REV : 1.0 (A00)

@ : Nopop Component

EMC@ : EMI, ESD and RF Component
@EMC@ : EMI, ESD and RF Nopop Component
CXDP@ : XDP Component
CONN@ : Connector Component

MB PCB	
Part Number	Description
DAA000C0000	PCB 1SR LA-E071P REV0 MB 1

Layout Dell logo



COPYRIGHT 2015
ALL RIGHT RESERVED
REV:X00
PWB: 9RJMF

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title

Cover Sheet

Size

Document Number


Rev

1.0

Date: Wednesday, November 30, 2016

Sheet 1 of 64

Breckenridge 12 UMA Block Diagram



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

POWER STATES

Signal	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
State									
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

State	power plane	+5V_ALW +3.3V_ALW +3.3V_ALW_DSW +3.3V_ALW_PCH +RTC_CELL +1.8V_PRIM +1.0V_PRIM +1.0V_PRIM_CORE +5V_ALW2 +3.3V_ALW2 +3.3V_RTC_LDO +1.0V_MPHYGT	+3.3V_CV2 +1.2V_MEM +2.5V_MEM +1.0V_VCCST	+5V_RUN +3.3V_RUN +0.6V_DDR_VTT +1.8V_RUN +VCC_CORE +VCC_GT +VCC_SA +1.0VS_VCCIO
S0		ON	ON	ON
S3		ON	ON	OFF
S5 S4/AC		ON	OFF	OFF
S5 S4/AC doesn't exist		OFF	OFF	OFF

Layer No.	Name	Er	Material	Thickness (Material SPEC.) Unit : mil	Thickness (Actuality) Unit : mil
			SolderMask	IT-158	0.5
			Add Plating		
1	Top		Copper foil	0.5oz+plating	1.6
		3.8	Prepreg	1080	2.6
2	GND		Copper foil	1oz	1.25
		3.7	Core	4mil	3.87
3	IN 1		Copper foil	1oz	1.25
		3.7	Prepreg	2116H	4.3
4	GND/PWR		Copper foil	1oz	1.25
		3.7	Core	4mil	3.87
5	IN 2		Copper foil	1oz	1.25
		3.6	Prepreg	1080H x2 orPP2116HRC	4.2
6	IN 3		Copper foil	1oz	1.25
		3.7	Core	4mil	3.87
7	GND/PWR		Copper foil	1oz	1.25
		3.8	Prepreg	2116H	4.3
8	IN 4		Copper foil	1oz	1.25
		3.7	Core	4mil	3.87
9	GND		Copper foil	1oz	1.25
		3.8	Prepreg	1080	2.6
10	Bottom		Copper foil	0.5oz+plating	1.6
			Add Plating		
			SolderMask	IT-158	0.5
Overall Thickness (1.2mm ± 10%)					47.68000 1.211072


For Breckenridge12/14/15 UMA

USB3.0	SSIC	PCIE	SATA	DESTINATION
USB3.0-1				JUSB1-->Right
USB3.0-2	SSIC			M.2 3042(LTE)
USB3.0-3				JUSB2-->Lef t
USB3.0-4				JUSB3-->Rear Lef t
USB3.0-5		PCIE-1		Card Reader
USB3.0-6		PCIE-2		Type-C Port
		PCIE-3		M.2 3030(WLAN)
		PCIE-4		M.2 3030(WIGIG)
		PCIE-5		NA
		PCIE-6		NA
		PCIE-7	SATA-0	SATA HDD
		PCIE-8	SATA-1	M.2 3042(SATA Cache or HCA)
		PCIE-9		LOM
		PCIE-10		NA
		PCIE-11	SATA-1*	M.2 2280 SSD (PCIex2 or SATA)
		PCIE-12	SATA-2	

12" not support JUSB3

USB PORT#	DESTINATION
1	JUSB1-->Right
2	JUSB2-->Lef t
3	JUSB3-->Rear Lef t
4	M2 3042(WWAN)
5	Camera
6	NA
7	M.2 3030(BT)
8	Touch Screen
9	Type-C Port
10	USH


High Speed I/O (HSIO) Lane Multiplexing in KBL U




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Port assignment			
LA-E071P			
Date:	Wednesday, November 30, 2016	Sheet	3 of 64


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



SKL-U Ballout Rev0.71 & INTEL symbol Rev1.0



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title		
CPU (1/14)		
Size	Document Number	Rev
	LA-E071P	1.0
Date:	Wednesday, November 30, 2016	Sheet 6 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DDR4, Ballout for side by side(Non-Interleave)

<20> DDR_A_DQS#[0..7] << >>
<20> DDR_A_D[0..63] << >>
<20> DDR_A_DQS[0..7] << >>
<20> DDR_MA_D[0..16] << >>

<21> DDR_B_DQS#[0..7] << >>
<21> DDR_B_D[0..63] << >>
<21> DDR_B_DQS[0..7] << >>
<21> DDR_B_MA_D[0..16] << >>



DDR4 COMPENSATION SIGNALS



CAD Note:
Trace width=12~15 mil, Spacing=20 mils
Max trace length= 500 mil








DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




CPU (2/14)			
Rev	1.0	Document Number	LA-E071P
Date	Wednesday, November 30, 2016	Sheet	7 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

For NON AR, Breckenridge 12/14/15 UMA



DELL CONFIDENTIAL/PROPRIETARY










Compal Electronics, Inc.




CPU (5/14)

LA-E071P






Date: Wednesday, November 30, 2016 Sheet 10 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







TOUCH_SCREEN_PD# don't move to RPC,



Service Mode Switch:
Add a switch to ME_FWP signal to unlock the ME region and allow the entire region of the SR flash to be updated using FFI.






FLASH DESCRIPTOR SECURITY OVERRIDE	
LOW = ENABLE (DEFAULT)	-->Pin1 & Pin3 short
HIGH = DISABLE (ME can update)	-->Pin2 & Pin3 short



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

<14> CFG[0..19] <<

CFG[2][5][6][7] for SKYLAKE-H CPU CFG strap pin



ZVM# for SKYLAKE-U 2+3e

MSM# for SKYLAKE-U 2+3e

For Skylake , RC120 depop
For Cannonlake, RC120 pop

546765_546765_2014WW48_Skylake_MOW_Rev_1_0


PROC_SELECT# This pin is for compatibility with future platforms. It should be unconnected for KBL

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

CPU (8/14)			
LA-E071P			
Date:	Wednesday, November 30, 2016	Sheet	13 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





+VCC_CORE: 0.3~1.35V



VCCOPC,VCCOPC_1P8,VCCOPIO for SKYLAKE-U 2+3e
(w/ on package cache)

PSC(Primary side cap) : Place as close to the package as possible
BSC(Backside cap) : Place on secondary side, underneath the package

Component placement order:
Package edge > 0402 caps > 0805 caps > Bulk caps > Power source



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

CPU (10/14)

LA-E071P

Title		Rev	
Size		1.0	
Date:	Wednesday, November 30, 2016	Sheet	15 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

The diagram illustrates the pinout for the SKL-U BGA1356 package. It is divided into three main sections: CPU pins, VCCGT pins, and VCCGTX pins.

CPU Pins (Left): Labeled "UC1M CPU@ SKL-U" and "CPU POWER 2 OF 4". Pins range from A48 to J69. The bottom two pins are labeled "VCCGT_GTSense J70" and "VCCGT_GTSense J69".

VCCGT Pins (Top): Labeled "+VCC_GT". Pins range from N70 to Y62. A note "Reserve for soldering" points to the +VCC_GTUS pin.


VCCGTX Pins (Right): Labeled "VCCGTX for SKYLAKE-U 2+3e". Pins range from AK42 to AL61. A note "VCCGTX for SKYLAKE-U 2+3e" points to the AK42 pin.

Bottom Labels: "SKL-U_BGA1356" and "13 OF 20".




Title			
CPU (11/14)			
Size	Document Number	Rev	
	LA-E071P	1.0	
Date:	Wednesday, November 30, 2016	Sheet	16 of 64


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




+VCCPLL_OC source



+1.0V_VCCST source



+1.0V_VCCSTG source



	S0	S0ix	S3
SIO_SLP_S0#	HIGH	LOW	LOW
SIO_SLP_S3#	HIGH	HIGH	LOW
AND	HIGH	LOW	LOW


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Size	Document Number	Rev
	LA-E071P	1.0
Date:	Wednesday, November 30, 2016	Sheet 18 of 64

Note1: VCCPRIM_CORE Implementat i on w th PCH CORE_V D Reco mnendati on

R1: PR408,PR411 ; R2: PR417,PR418 ; R3,PR419,PR420 ; R4: PR423 ; R5: PR424



For Pre-ES Parts: Disconnect PCH CORE_VID[1:0] to the VR and fix PCH VCCPRIM_CORE voltage at 1.00 V.

- R1: not populated
- R2, R3: populated to set VCCPRIM_CORE to 1.00V. Consult with VR vendor for appropriate values.
- R4, R5 (feedback resistor): populated if needed. Some VRs only support up to 0.95V natively with VID options. 1.00 V should be created by selecting 0.95V option and using feedback resistors to shift voltage up 50 mV. Consult with VR vendor for appropriate values for proper VR operation while minimizing power consumption

For ES and Later Parts: Connect PCH CORE_VID[1:0] to the VR.

- R1: populated
- R2, R3: not populated
- R4, R5 (feedback resistors): populated if needed to obtain appropriate voltage per the updated PCH VID encoding table above. Consult with VR vendor for appropriate values

For VRs that only support up to 0.95V natively with VID options, using R4 and R5 to shift the voltage table up 50mV will result in the LPM voltage output being shifted up slightly. If the VR supports LPM voltage, the specified, lowest supportable voltage is 0.70V for optimized power consumption. With R4, R5 configured to shift from 0.95V to 1.00V, the LPM voltage will effectively be shifted from 0.70V to ~0.75V. This will not be a functional issue for the platforms, but will slightly de-optimize power consumption. It is recommended that customers work with their VR vendors to adjust to the new voltage table.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title			CPU (14/14)	
Size			Document Number	Rev 1.0
Date			Wednesday, November 30, 2016	Sheet 19 of 64


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


```
<7> DDR_B_DQS#[0..7] <<>>
<7> DDR_B_D[0..63] <<>>
<7> DDR_B_DQS[0..7] <<>>
<7> DDR_B_MA[0..16] >>>>
```

Layout Note:
Place near JDIMM2




Layout Note:
Place near
JDIMM2.258




DIMM Select

	SA0	SA1	SA2
DIMM1	0	0	0
DIMM2	1	0	0
* DIMM3	0	1	0
DIMM4	1	1	0




<8,14,20,41> DDR_XDP_WAN_SMBCLK <<>> +3.3V_RUN_DIMM2

+2.5V_MEM



LCN_DAN05-Q0406-0103
CONN@
LINK DAN05-Q0406-0103 DONE



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




DDR4

LA-E071P

Date: Wednesday, November 30, 2016 Sheet 21 of 21

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Internally tied to VDD33/2 3.3V I/O

PCx =
M: Port output configuration is set by link training (default)
H: Port output with fixed 800 mV and 0dB
L: Port output with fixed 400 mV and 0dB
x=1, 2, 3

Internally pull down ~150K 3.3V I/O

For Control Switching Mode (CFG = L):
[SW1,SW0] = [L,L], Port1 is selected (default)
[SW1,SW0] = [L,H], Port2 is selected
[SW1,SW0] = [H,L], Port3 is selected
[SW1,SW0] = [H,H], Port3 is selected


For Automatic Switching Mode (CFG = H):
[SW1,SW0] = [L,L], Port1 > Port2 > Port3 (default)
[SW1,SW0] = [L,H], Port1 > Port3 > Port2
[SW1,SW0] = [H,L], Port3 > Port2 > Port1
[SW1,SW0] = [H,H], Port3 > Port1 > Port2
[SW1,SW0] = [L,M], Port2 > Port1 > Port3
[SW1,SW0] = [M,M], Port2 > Port3 > Port1

PIO: Automatic EQ disable internal pull down ~150K ohm 3.3V I/O
PIO = L: Automatic EQ enable (default)
H: Automatic EQ disable

Internally tied to VDD33/2 3.3V I/O

PEQ =
M: default, LEQ, compensate channel loss up to 11.5dB @ HBR2
H: HEQ, compensate channel loss up to 14.5dB @ HBR2
L: LLEQ, compensate channel loss up to 8.5dB @ HBR2

<6> CPU_DP2_P0
<6> CPU_DP2_N0
<6> CPU_DP2_P1
<6> CPU_DP2_N1
<6> CPU_DP2_P2
<6> CPU_DP2_N2
<6> CPU_DP2_P3
<6> CPU_DP2_N3
<6> CPU_DP2_AUXP
<6> CPU_DP2_AUXN
<6> CPU_DP2_CTRL_CLK
<6> CPU_DP2_CTRL_DATA



<6> CPU_DP2_HPDI

@ T204 PAD-D

PS8348B_PIO
PS8348B_P11
PS8348B_SW1
PS8348B_SW0

@ T223 PAD-D

PS8348B_CFG
PS8348B_PC1
PS8348B_PC2
PS8348B_PC3

PS8348B_PEQ

@ T224 PAD-D

PD

REXT


PAD(GND)

PS8348BQFN66GTR-A0_QFN66_5X10

CEXT

2.2uF 0402 6.3V 68M

Priority: Type-C -> WiGig -> VGA



DELL CONFIDENTIAL/PROPRIETARY






Compal Electronics, Inc.

DP SW2 PS8348B

LA-E071P

Date: Wednesday, November 30, 2016 Sheet 22 of 64


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title HDMI CONN			
Size	Document	Number	Rev
		LA-E071P	1.0
Date:	Wednesday, November 30, 2016	Sheet	23 of 64

For Breckenridge 12/14/15
For Realtek Solution



Operation Mode Table

		POL1(P10)	
		0	1
POL2 (P9)	0	X	X
	1	ROM	EEPROM



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



DP to VGA & VGA Conn

LA-E071P


1.0

LA-E071P

Date: Wednesday, November 30, 2016 Sheet 24 of 64



Set the USB receiver equalizer gain for downstream facing RX1 and RX2 when USB utilized, internally 30k pull-up and 60k pull-down
 USB_EQ =
 0: Tie 1k to GND
 R: Tie 20k to GND
 F: Float
 1: Tie 1k to VCC






USB3.1 Downstream Facing Ports			USB 3.1 Upstream Facing Port			All DisplayPort Lanes		
EQ1 pin Level	EQ0 pin Level	EQ GAIN @5GHz (dB)	SSEQ1 pin Level	SSEQ0 pin Level	EQ GAIN @5GHz (dB)	DPEQ1 pin Level	DPEQ0 pin Level	EQ GAIN @5GHz (dB)
0	0	0	0	0	0	0	0	0
0	R	1	0	R	1	0	R	1
0	F	2	0	F	2	0	F	2
0	1	3	0	1	3	0	1	3
R	0	4	R	0	4	R	0	4
R	R	5	R	R	5	R	R	5
R	F	6	R	F	6	R	F	6
R	1	7	R	1	7	R	1	7
F	0	8	F	0	8	F	0	8
F	R	9	F	R	9	F	R	9
F	F	10	F	F	10	F	F	10
F	1	11	F	1	11	F	1	11
1	0	12	1	0	12	1	0	12
1	R	13	1	R	13	1	R	13
1	F	14	1	F	14	1	F	14
1	1	15	1	1	15	1	1	15



1.0


Date: Wednesday, November 30, 2016 Sheet 25 of 64

For NON-AR port1




DIV = R2/(R1+R2)		Factory	Device	Description
DIV_min	DIV_max		Configuration	
0.00	0.08	0		UFP only 5V @0.9A Sink capability with "Ask for Max" for anything from 0.9 -3.0A TBT Alternate Modes not supported DisplayPort Alternate Modes not supported TI VID supported
0.10	0.18			UFP only 5V @0.9A Sink capability with "Ask for Max" for anything from 0.9 -3.0A TBT Alternate Modes not supported DisplayPort Alternate Modes -Sink, C and D pin configurations TI VID supported
0.20	0.28	2		UFP only 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported TI VID supported
0.30	0.38	3		UFP only 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes -Sink, C and D pin configurations TI VID supported
0.40	0.48	4		DRP 5V @0.9-3.0A Sink capability 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes not supported TI VID supported Accepts data and power role swaps, but does not initiate.
0.50	0.58	5		DRP 5V @0.9-3.0A Sink capability 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes - Source, C, D, and E pin configurations. TI VID supported Accepts power role swaps but will not initiate. Accepts data role swaps to UFP and can initiate.
0.60	0.68	6		DRP 5V @0.9-3.0A Sink capability 5V @3.0A Source capability TBT Alternate Modes not supported DisplayPort Alternate Modes - Source, C, D, and E pin configurations. TI VID supported Accepts power role swaps but will not initiate. Accepts data role swap to DRP and can initiate.
0.70	1.00	7		Infinite boot retry from Flash to Host IF cycles.

```
Route in pass through manner so AUX can be snooped by 546
```



Link TPS65982D (from SA00009W200 to SA00009W210) 08/04





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.





Title			
[Type C]PD Power			
Size	Document Number	Rev	
	LA-E071P	1.0	
Date:	Wednesday, November 30, 2016	Sheet	27 of 64

For NON AR Config



DX07BD24JJ2 LINK DONE

```
Premium 12/14/15 UMA:Check SBU1/SBU2 connect to PD or PS8740B
```



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Compal Electronics, Inc.

USB 3.0 CONN TYPE C








LA-E071P

Date: Wednesday, November 30, 2016 Sheet 28 of 64

LINK 50398-04041-001 DONE



If touch panel, GPIO Low-> Touch Mic. EQ;
others the GPIO is High -> Non-Touch Mic. EQ






For 2LANE EDP & 3.3V_TSP
For Breckenridge&Steamboat 12


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
eDP CONN & Touch screen		
LA-E071P	Rev 1.0	
Date: Wednesday, November 30, 2016	Sheet 29	of 64


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



RJ45 LOM circuit
+3.3V_LAN:20mils



Link 130456-821 DONE



GND CHASSIS

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



LAN Clarkville & RJ45

LA-E071P

Date: Wednesday, November 30, 2016 Sheet 30 of 64


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

For PCIE Interface




support D3 Hot(if D3 cold PIN11,PIN27 need Add MOS on/of f 3V3AUX)

7/18 Vender suggest.



HOST_SD_WP#	SDWP_Q	SDWP	STATUS
High	High	High	Write Protect(SD LOCK)
High	Low	Low	Write Enable
Low	High	High	Write Protect(SD& FW LOCK)
Low	Low	High	Write Protect(FW LOCK)



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Card Reader RTS5242

LA-E071P

Date: Wednesday, November 30, 2016 Sheet 31 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




NO SUPPORT

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY		
Compal Electronics, Inc.		
PCIE REPEATER for M.2 3042		
Size	Document Number	Rev
	LA-E071P	1.0
Date: Wednesday, November 30, 2016	Sheet 32 of 64	

for no AR, Breckenridge 12/14/15 UMA/Steamboat



PWR Rail	Voltage Tolerance	Primary Power		Aux Power
		Peak	Normal	Normal
+3.3V				

Compal Electronics, Inc.

NGFF Card

LA-E071P

Date: Wednesday, November 30, 2016 Sheet 33 of 64




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.










1W x 1ch, 4ohm (Transducer spec is 80mm0.5Watt per unit, there are two transducer units in one speaker box)

Internal Speakers Header

40 mils trace keep 20 mil spacing




	SPK_DET#
PK230001000M1 (PG-CP108000)	Low
PK230001000M2 (PB2010KF041-033-8MG1)	High







DELL CONFIDENTIAL/PROPRIETARY

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

	Compal Electronics, Inc.		
	Codex ALC3253		
	LA-E071P		
	Date: Wednesday, November 30, 2016	Sheet 34	of 64



For BR UMA



VGA_ID0	
Discrete	0
UMA	1



LA-E071P	Rev 1.0
----------	---------

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL INC. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




EC MEC5105	
LA-E071P	Rev 1.0



JXT_FP241AH-010GAAM LINK DONE

LPC 80Port Debug	LPC	ESPI
1	+3.3V_RUN	+3.3V_RUN
2	+3.3V_RUN	+3.3V_RUN
3	LPC_LAD0	ESPI_I00
4	LPC_LAD1	ESPI_I01
5	LPC_LAD2	ESPI_I02
6	LPC_LAD3	ESPI_I03
7	LPC_FRAME#	ESPI_CS#
8	PCH_PLTRST#	NA
9	GND	GND
10	LPC_CLOCK	ESPI_CLK

WDT opt i on	
MECS105 rev.B	Pop RE361, QE13, CE503, RE530, UE7, CE5,CE6, RE348 Depop RE362, RE536, RE537
MECS105 rev.C	Pop RE362, RE536, Depop RE361, QE13, CE503, RE530, UE7, CE5,CE6, RE348, RE537




Reset Threshold Level 3.0V

In DC mode, ACAV_IN is LOW. This circuit doesn't affect PCH_DP WRK.
In AC mode, 1. ACAV_IN is high. GPIO223 is tri-state. QE13B is ON. QE13A can prevent backdrive to PCH_DPWRK.
2. EC fetches code and drives GPIO223 to LOW to turn off CE13B. When QE13B is off, no signal will affect DS.W DPWRD.
3. When WDT occurs, GPIO223 is tri-state (EC reset). ACAV_IN charges CE503. When AC is removed, ACAV_IN goes LOW immediately. QE13B still keeps on according to RC discharge rate. PCH_DP WRK is LOW because ACAV1 is LOW.



Control Byte
0 1 0 0 A2 A1 A0 R/W

R/W = 0 = Write
R/W = 1 = Read

SMBus address 0x40



PAGE	ESPI	LPC
8	RC25_10K	RC8_15ohm RC13/RC27_8.2K
18	RC212_0ohm 0603	RC211_0ohm 0603
31		RE337,RE338 RE339,RE340, RE341 0_ohm
32	RE2 / RE3 0_ohm	



RE343	CE62	REV
240K	4700p	Single Port ACE w/o AR
130K	4700p	Single Port ACE w/AR
62K	4700p	Dual Port ACE w/o AR
33K	4700p	Dual Port ACE w/AR
8.2K	4700p	Dual Port ACE (w/AR +w/o AR)
4.3K	4700p	.
2K	4700p	.
1K	4700p	.


RE79	CE40	REV
240K	4700p	X00
130K	4700p	X01
62K	4700p	X02
33K	4700p	X03
8.2K	4700p	reserved
4.3K	4700p	A00
2K	4700p	.
1K	4700p	.

RE300	CE47	PANEL SIZE
240K	4700p	12"
130K	4700p	14"
33K	4700p	15"
4.3K	4700p	17"


PD ACE_DET# rise time measured from 5% to 68%

BOARD ID rise time measured from 5% to 68%

PANEL ID rise time measured from 5% to 68%




JXT_FP241AH-010GAAM LINK DONE




Link 50271-0040N-001 DONE

5085 Channel	Location
DP1/DN1	CPU (QE3)
DP2/DN2	WiGig (QE5)
DN2a/DP2a	DDR (QE7)
DP3/DN3	NA
DP4/DN4	CPU VR (QE6)





Place under CPU
Place CE35 close to the QE3 as possible
DP2/DN2 for WiGig on QE5, place QE5 close to WiGig and CE37 close to QE5





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
MECS105 Support			
Doc Number	LA-E071P	Rev	1.0
Date	Wednesday, November 20, 2013	Page	38 of 44

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE REPRODUCED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.








JB2YX change to VB2YX 09/08



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
USH & TPM			
Size	Document Number	Rev 1.0	
Date: Wednesday, November 30, 2016		Sheet 37	of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY


Title			
USH & TPM			
Size	Document Number	Rev	
	LA-E071P	1.0	
Date	Wednesday, November 30, 2016	Sheet	38 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

For Parade 2 Lane solution

	PCIe/SATA Redriver for 2280
Brekenridge12	Need
Brekenridge14U UMA	Need
Brekenridge14U DSC	Need
Brekenridge15U UMA	Need
Brekenridge15U DSC	Need
Steamboat12	No need
Steamboat14	Need
Kirkwood12&13	Check

FWD	Funtion
0	Normal mode(default)
1	power down mode





Programmable output de-emphasis level setting for channel A
A_DE0: internally pulled up at ~150K;
A_DE1 internally pulled down at ~150K
[A_DE1A_DE0] ==
HL: -7.5dB
LH: -3.5dB (default)
HH: -6dB

Programmable output de-emphasis level setting for channel B
B_DE0: internally pulled up at ~150K;
B_DE1 internally pulled down at ~150K
[B_DE1B_DE0] ==
HL: -7.5dB
LH: -3.5dB (default)
HH: -6dB


Equalizer control and program for channel A.
A_EQ0, A_EQ1 and A_EQ2: internally pulled down at ~150K
[A_EQ2A_EQ1A_EQ0] ==
LLL: For channel loss up to 17dB (default)
LHL: For channel loss up to 14dB
LHL: For channel loss up to 19dB
HHL: For channel loss up to 21dB
LHL: For channel loss up to 18dB
LHL: For channel loss up to 10dB
HHH: For channel loss up to 16dB
HHH: For channel loss up to 20dB

Equalizer control and program for channel B.
B_EQ0, B_EQ1 and B_EQ2: internally pulled down at ~150K
[B_EQ2B_EQ1B_EQ0] ==
LLL: For channel loss up to 17dB (default)
LHL: For channel loss up to 14dB
LHL: For channel loss up to 19dB
HHL: For channel loss up to 21dB
LHL: For channel loss up to 18dB
LHL: For channel loss up to 10dB
HHH: For channel loss up to 16dB
HHH: For channel loss up to 20dB



SATA / PCI Express* Gen 2 and Gen 3 Capacitor Values


Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL. ("DELL") THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
SATA/PCI REPEATER for M.2 2280			
Size	Document Number	LA-E071P	Rev 1.0
Date:	Wednesday, November 30, 2016	Sheet 39	of 64



2280 SSD

NGFF slot C Key M



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title		
M2 2280 Socket		
Size	Document Number	Rev
	LA-E071P	1.0
Date:	Wednesday, November 30, 2016	Sheet 40 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

	pin 3	pin 6	pin 13	pin 16	pin 18
Pericom	TDet_B#	NC	TDet_A#	NC	TDet_EN
TI	GND	DEW2	GND	DEW1	GND
Parade	GND	REXT	B_EQ2	DEW	A_EQ2



SATA Repeater





	HDD_A_EQ PIN17	HDD_B_EQ PIN19	HDD_A_EQ2 PIN18	HDD_B_EQ2 PIN13	DEW1 PIN16	DEW2 PIN6	HDD_A_PRE PIN9	HDD_B_PRE PIN8
Pericom PI3EQX6741ST	PD (RN11)	PD (RN13)	PD (RN21)	PD (RN19)	NC	NC	PD (RN7)	PD (RN9)
TI SN75LVCP601	PD (RN11)	NC	PD (RN21)	PD (RN19)	NC (IPU)	NC (IPU)	PH (RN6)	PH (RN8)
Parade PS8527C	PD (RN11)	PD (RN13)	PD (RN21)	PD (RN19)	NC (1/2 VDD)	PD (RN15)	NC (1/2 VDD)	NC (1/2 VDD)

			A_EQ	B_EQ		A_EM	B_EM
Main	Pericom	0 NC 1	3dB 6dB 9dB	3dB 6dB 9dB	0 NC 1	0dB 1.5dB	0dB 1.5dB
2nd	TI	0 NC 1	7dB 0dB 14dB	7dB 0dB 14dB	0 NC 1	0dB -4dB -2dB	0dB -4dB -2dB
3rd	Parade	EQ2 EQ1	A_EQ	B_EQ		A_EM	B_EM
		(M = VDD/2)					
		0 M	2.4dB	2.4dB	0 M	0dB	0dB
		0 0	7.4dB	7.4dB	0 0	-3.5dB	-3.5dB
		0 1	14.4dB	14.4dB	0 1	-1.5dB	-1.5dB
		M M	12.2dB	12.2dB	M M		
		M 0	9.4dB	9.4dB	M 0		
		M 1	13.3dB	13.3dB	M 1		
		1 M	6.2dB	6.2dB	1 M		
		1 0	11.2dB	11.2dB	1 0		
		1 1	5dB	5dB	1 1		




* red color is current setting



For Breckenridge 12/14/15 UMA



Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	010100	0	1	01010001 (51h)
Write	010100	0	0	01010000 (50h)
Read	010100	1	1	01010011 (53h)
Write	010100	1	0	01010010 (52h)



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
SATA Repeater&HDD CONN			
LA-E071P			
Date:	Wednesday, November 30, 2016	Sheet	41 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



NO SUPPORT

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title		USB3.0 Repeater	
Size	Document Number	Rev	
LA-E071P		1.0	
Date:	Wednesday, November 30, 2016	Sheet	42 of 64



For w/o Repeater



Link TCRA2-9U1U93 DONE




Link Seligro SA000097E10 Done
MAIN:SLGC55544CVTR






PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY				
Compal Electronics, Inc.				
Title				
JUSB1+PS				
Size	Document Number			Rev
	LA-E071P			1.0
Date:	Wednesday, November 30, 2016			Sheet 43 of 64




DfB request:
main SM070003200 (INPAQ_MCM1012B900F06BP_4P)
Footprint use 2nd source SM070004400 (PANAS_EXC24CQ900U_4P)
Pitch change from 0.5mm to 0.55mm

RF Request




DELL CONFIDENTIAL/PROPRIETARY



		Compal Electronics, Inc.	
		JUSB2	
Size	Document Number	LA-E071P	
Date:	Wednesday, November 30, 2016	Sheet	44 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Touch Pad




Plan is for I2C to be driven by the EC for Win7 and Pre-OS (will utilize Intel I2C drivers for Win7)
For Win8.1 and 10 the EC will control TP over I2C Pre-OS and then the PCH will drive I2C when in Windows
Route PS2 from EC to the touch pad also for contingency plan if I2C has issues




RF Request

KB_DET#	1	2	
RF@ C284			68P_0402_50VBJ
BC_INT#_ECE1117	1	2	
@RF@ C285			68P_0402_50VBJ
BC_DAT_ECE1117	1	2	
@RF@ C286			68P_0402_50VBJ
BC_CLK_ECE1117	1	2	
@RF@ C287			68P_0402_50VBJ
DAT_TP_SIO_R	1	2	
@RF@ C288			68P_0402_50VBJ
CLK_TP_SIO_R	1	2	
@RF@ C289			68P_0402_50VBJ

Keyboard



RSMRST circuit



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Keyboard


LA-E071P

Size	Document Number	Rev
	LA-E071P	1.0
Date:	Wednesday, November 30, 2016	Sheet 45 of 64

Battery LED



HDD LED MUX

means EC can switch battery white led and HDD LED by hot key - Fn+F1




Breath LED


LED PIN change to SC50000FL00 from SC50000BA00




POWER & INSTANT ON SWITCH



LED board CONN




Fiducial Mark



LED Circuit Control Table

	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Unobtrusive mode)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Rev	1.0
Size	Document Number
Date	Wednesday, November 30, 2016
Sheet	46 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


PAD, LED

LA-E071P


+3.3V_WWAN/+3.3V_LAN source




+1.8V_RUN source



+3.3V_ALW_PCH/+3.3V_RUN source



+5V_RUN/+3.3V_WLAN source




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
Title	Power control
Size	Document Number
Date	Wednesday, November 30, 2016
Sheet	47 of 64
Rev	1.0
LA-E071P	

Timing Diagram for S5 to S0 mode



1

Layer No.	Name	Er	Material	Thickness (Material SPEC.) Unit : mil	Thickness (Actuality) Unit : mil	Delay time(ps/inch)	29 ± 2.5 ohm single-end	35 ± 3.5 ohm single-end	39 ± 3.9 ohm single-end	43 ± 4.3 ohm single-end	46 ± 4.6 ohm single-end	48 ± 4.8 ohm single-end	50 ± 5 ohm single-end	52 ± 5.2 ohm single-end	50 ± 5 ohm Diff.	70 ± 7 ohm Diff.	75 ± 7.5 ohm Diff.	80 ± 8 ohm Diff.	83 ± 8.3 ohm Diff.	85 ± 8.5 ohm Diff.	85 ± 8.5 ohm Diff.	85 ± 8.5 ohm Diff.	85 ± 8.5 ohm Diff.	88 ± 8.8 ohm Diff.	90 ± 9 ohm Diff.	90 ± 9 ohm Diff.	90 ± 9 ohm Diff.	90 ± 9 ohm Diff.	100 ± 10 ohm Diff.	Ref	100 ± 10 ohm Diff.	Ref	90 ± 9 ohm Diff.	Ref			
			SolderMask	IT-158	0.5																																
			Add Plating																																		
			Copper foil	0.5oz+plating	1.6	149.18	13.4	8	6.8	9.5	5	4.4	4	3.7	13.5X	8.65.2	5.54.5	4.43.7	3.93.5	4.1	3.73.8				4.9	4.6.7	3.74.7	3.3	3.54.2	3.59.3	L.2	3.6.5	no Ref	3.6.5	no Ref	3.6.5	no Ref
1	Top	3.8	Prepreg	1080	2.6		24.98	34.95	39.05	43.06	45.2	48.08	50.23	52	無法檢測	69.98	75	79.85	82.85	84.88	85.11				86.12	90.04	89.99	89.92	89.96	100.02		99.28		89.48		L.3	
2	GND	3.7	Copper foil	4mil	3.87										SE 25	SE 40	SE 43	SE 46		SE 50	SE 52	SE 48	SE 46	SE 50	SE 50	SE 52	SE 48										
3	IN 1	3.7	Copper foil	4mil	3.87	161.77	11.4	6.8	5.8	4.7	4.3	3.7	3.5	3.3	11.4X	5.63.5	4.83.8	4.34.1	3.93.5	3.53.6	3.33.3	3.74.1	4.34.2	3.54.3	3.54.8	3.34.3	3.74.7		3.5.5	L.2/L.4	3.5.5	no Ref	3.5.5	no Ref			
4	GND/PWR	3.7	Prepreg	2116H	4.1		24.92	34.99	39.12	42.94	44.9	46.22	49.45	51.84	無法檢測	69.94	74.93	79.85	83.31	84.76	85.01	85.13	85.05	87.88	89.98	89.97	89.99						99.84				
4	GND/PWR	3.7	Copper foil	4mil	3.87										SE 25	SE 40	SE 43	SE 46		SE 50	SE 52	SE 48			SE 50	SE 50	SE 52										
5	IN 2	3.8	Copper foil	4mil	3.87	166.76	15.5	9.3	7.7	6.5	5.8	5.2	4.6	4.4	15.51.2	7.75	6.84.6	5.53.7	4.83.8	4.34.1	4.43.6	5.33.2			4.83.2	4.63.9	4.43.7				4.07.0	L.4/L.7	4.3.5	no Ref			
6	IN 3	3.7	Prepreg	1080H x2 ozP2116HRC	4.2		24.88	34.96	39.08	42.88	45.09	48.01	49.87	51.83	48.1	70.2	76.38	80.01	83.17	85.27	85.09	85.35			86.39	90.32	89.95				100.26		99.84				
6	IN 3	3.7	Copper foil	4mil	3.87										SE 25	SE 40	SE 43	SE 46		SE 50	SE 52	SE 48	SE 46	SE 50	SE 50	SE 52	SE 48										
7	GND/PWR	3.8	Prepreg	2116H	4.1										SE 25	SE 40	SE 43	SE 46		SE 50	SE 52	SE 48	SE 46	SE 50	SE 50	SE 52	SE 48										
8	IN 4	3.7	Copper foil	4mil	3.87		24.92	34.99	39.12	42.94	44.9	46.22	49.45	51.84	無法檢測	69.94	74.93	79.85	83.31	84.76	85.01	85.13	85.05	87.88	89.98	89.97	89.99						99.84				
9	GND	3.8	Prepreg	1080	2.6										SE 25	SE 40	SE 43	SE 46		SE 50	SE 52	SE 48	SE 46	SE 50	SE 50	SE 52	SE 48										
9	GND	3.8	Copper foil	4mil	3.87										SE 25	SE 40	SE 43	SE 46		SE 50	SE 52	SE 48	SE 46	SE 50	SE 50	SE 52	SE 48										
10	Bottom	3.8	Prepreg	1080	2.6										SE 25	SE 40	SE 43	SE 46		SE 50	SE 52	SE 48	SE 46	SE 50	SE 50	SE 52	SE 48										
10	Bottom	3.8	Copper foil	4mil	3.87		24.98	34.95	39.05	43.06	45.2	48.08	50.23	52	無法檢測	69.98	75	79.85	82.85	84.88	85.11				86.12	90.04	89.99	89.92	89.96	100.02		99.75		99.75			
			Add Plating																																		
			SolderMask	IT-158	0.5																																
	Overall Thickness (1.2mm ± 10%)				47.68000																																
					1.211072																																


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

Title				Stack-up		Rev 1.0
Size	Document Number			LA-E071P		
Date:	Wednesday, November 30, 2016		Sheet	49	of	64



+PWR_SRC



DELL CONFIDENTIAL/PROPRIETARY





Compal Electronics, Inc.

Title
+1.2V_MEN/+0.6V_DDR_VTT

Size Document Number
LA-E071P

Date: Wednesday, November 30, 2016 Sheet 52 of 63

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc.	
		+1.8VALWP/+1.5VSP	
Size	Document Number	LA-E071P	
Date: Wednesday, November 30, 2016	Sheet 55 of 63	Rev 0.5	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

Local sense put on HW site

+1.0V_VCCST

VCC_SA
TDC 4A
Peak Current 4.5A
OCP current 5.4A
Choke DCR 13 m ohm

VCCSA_B+
CPU_B+
PAD-OPEN1x1m

VCCSA_B+

+VCC_SA

+5V_ALW

+5V_ALW

+3.3V_RUN

<15> VCCSENSE

<15> VSSSENSE

Local sense put on HW site

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

PWR_VCORE_ISL95857

Size Document Number LA-E071P Rev 0.5
Date: Wednesday, November 30, 2016 Sheet 56 of 63



VCC_GT
TDC 18A
Peak Current 31A
OCP current 37.2A
Choke DCR 0.9 +-7% ohm





DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.			
File	PWR_VCORE_ISL95857		
Size	Document Number	LA-E071P	Rev 0.5
Date	Wednesday, November 30, 2016	Sheet 57	of 83


```
VCC_GT_Place on CPU (U22)
22U_0603 * 26 pcs +1U_0201*12 pcs
+330u_D2*2 pcs
```




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


PROCESSOR DECOUPLING

Size	Document Number
	1A E074B

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAQ ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT ACCEPT AS AUTHORIZED BY COMPAQ ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAQ ELECTRONICS, INC.



DCIN_AC_Detector



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
ParkCity TypeC_PD			
Rev	Document Number	LA-E071P	
Rev	0.5		
Date	Wednesday, November 30, 2016	Sheet	60 of 63

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	34	HW	2016/05/24	COMPAL	For Schematic align	Remove RA2	0.2(X01)
2	35	HW	2016/05/24	COMPAL	Symbol pin name change	UE1.C1 pin name change to GPIO024/nRESETI	0.2(X01)
3	9	HW	2016/05/24	COMPAL	Symbol pin name change	UT5.A6/A7/A8/B7 pin name change to GND, UT5.D6 pin name change to HRESET	0.2(X01)
4	25	HW	2016/05/24	COMPAL	Symbol pin name change	UT9.20 pin name change to SNK_CAD/DCI_DAT, UT9.32 pin name change to HPDIN/DCI_CLK	0.2(X01)
5	6	HW	2016/05/24	COMPAL	DP HPD base on INTEL PDG	Delete RC312/RC242	0.2(X01)
6	25	HW	2016/05/24	COMPAL	Disable AUX snoop feature	Pop RT308	0.2(X01)
7	33,40	HW	2016/05/24	COMPAL	Remove HDD LED MUX feature	Depop RN100/RN101	0.2(X01)
8	35	HW	2016/05/24	COMPAL	PORT80_DET#	Reserve RE513 100k (SD028100380) to GND	0.2(X01)
9	6	HW	2016/05/24	COMPAL	Follow Intel PDG AUX topology	Delete RC179/RC180/RC181/RC182 Add test point T281/T282 for CPU_DP1_AUXN and CPU_DP1_AUXP	0.2(X01)
10	17	HW	2016/05/24	COMPAL	S0ix(modern standby) support for VCCPLL_OC	Pop RZ120 and Depop UZ34 Add net name VCCSTG_EN(UZ19.4) and connect to RZ120.1	0.2(X01)
11	46	HW	2016/05/24	COMPAL	For DFX request	H1/H2/H3/H4/H7/H8/H34 footprint remove "-G"	0.2(X01)
12	25	HW	2016/05/27	COMPAL	For Schematic align	SW2_DP1_HPDP Add RT380 place near TUSB546	0.2(X01)
13	30	HW	2016/06/01	INTEL	Intel reviwie result	CZ28,CZ29 change from 0.047uF to 0.01uF CZ27 change from 0.1uF(@_0201 to 10uF_0603 CZ32/CZ31/CZ29 place near JNGFF1.2/JNGFF1.4 CZ27/CZ30/CZ28 place near JNGFF1.72/JNGFF1.74	0.2(X01)
14	37,38	HW	2016/06/07	DELL	change to Nuvoton TPM form ATMEL TPM	Delete ATMEL TPM circuit, Add Nuvoton TPM circuit	0.2(X01)
15	12	HW	2016/06/07	INTEL	Intel MOW request	Add CC331 2.2PF (SE07122AC80) for HDA_RST# Add CC332 2.2PF (SE07122AC80) for HDA_SDIN0 Add CC333 2.2PF (SE07122AC80) for HDA_SDOUT	0.2(X01)
16	33	HW	2016/06/07	INTEL	Intel reviwie result (WWAN Coex feature support)	Add RZ128 0 ohm connect WWAN_COEX3 and WLAN_COEX3 Add RZ129 0 ohm connect WWAN_COEX2 and WLAN_COEX2 Add RZ130 0 ohm connect WWAN_COEX1 and WLAN_COEX1	0.2(X01)
17	33	HW	2016/06/07	COMPAL	Debug card reserve	Add RZ131, RZ132 for PORT80_DET# and HOST_DEBUG_TX	0.2(X01)
18	35	HW	2016/06/07	COMPAL	For MEC5105K-D1-TN sample	1.UE1 change to SA00009GL00(S IC MEC5105K-D1-TN WFBGA 169P EC) 2.Depop RE361,Pop RE360,RE362	0.2(X01)
19	41	HW	2016/06/17	COMPAL	BITS284924-HDD is still working after press power button into S5 during POST.	Depop RN5	0.2(X01)
20	38,45	HW	2016/06/20	COMPAL	ME request	1.JKBTP1 change from HRS_TF49-20S-0P5SH_20P-T to CIVILU_CF5020FD0RK-05-NH_20P-T 2.JUSH1 change from HRS_TF49-26S-0P5SH_26P-T to CIVILU_CF5026FD0RK-05-NH_26P-T DELL CONFIDENTIAL/PROPRIETARY	0.2(X01)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.		
Title EE P.I.R (1/6)		
Size	Document Number	Rev 1.0
LA-E071P		
Date: Wednesday, November 30, 2016	Sheet 62	of 64

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
21	34	HW	2016/06/20	COMPAL	Base on Audio EA result	RA7,RA8 change from 24.9 to 16.2 ohm(SD00001U900)	0.2(X01)
22	30	HW	2016/06/22	COMPAL	EMI request	CL22 change from 1500pF to 10pF (SE167100J80 S CER CAP 10P 3KV J NPO 1808 AC250V X2Y3)	0.2(X01)
23	30	HW	2016/06/22	COMPAL	ESD request	Reserve DL1 SCA00000T00 (S ZEN ROW PESD5V0U2BT 3P C/C SOT23 ESD)	0.2(X01)
24	29	HW	2016/06/22	COMPAL	EMI request	Change LV1 from SM01000BV00 to SM01000NY00	0.2(X01)
25	29	HW	2016/06/22	COMPAL	ME request	JIR1 change from SP010023D00 to SP010013W20	0.2(X01)
26	35	HW	2016/06/22	DELL	The possibility of GPIO map update,RTCRST_ON change from GPIO141 to GPIO122	Add RE514(@),RE515 for RTCRST_ON	0.2(X01)
27	36	HW	2016/06/22	COMPAL	For pre-config TPM	POP RZ363, De-POP RZ112,RZ113,RZ111,QZ9	0.2(X01)
28	29	HW	2016/06/22	COMPAL	RF request	CC27 pop 47pF	0.2(X01)
29	38	HW	2016/06/29	COMPAL	X8 have no difference JUSH1 pin define concern	Depop DZ7,Pop RZ87	0.2(X01)
30	38	HW	2016/06/29	COMPAL	Let USH_PWR_STATE# keep low at S5	RZ10 change from 1M to 100k ohm	0.2(X01)
31	36	HW	2016/06/29	COMPAL	Foe X01 Board ID	RE79 change from 240k to 130k ohm	0.2(X01)
32	24	HW	2016/07/04	COMPAL	For VGA test result	Pop RV121/RV122/CV132/CV133	0.2(X01)
33	41	HW	2016/06/29	COMPAL	BITS283552 - [BR_CSLP] FFS AP no function when execute FF generator or shake SU	FFS VDD_IO change to +3.3V_RUN	0.2(X01)
34	35, 36	HW	2016/08/04	COMPAL	Vendor schematic review	1. Add net WRST# to UE2.4 and CE500 1uf (SE000000K80) 2. Add RE523 0 ohm for UE2 power pin soft start 3. Change RE14,RE15,RE18 from 100k ohm to 10k ohm 4. Change RPE12.1 to RE524 (10Kohm) for EXPANDER_GPU_SMDAT 5. Change RPE12.2 to RE525 (10Kohm) for EXPANDER_GPU_SMCLK 6. Reserve CE504~CE505 for EXPANDER_GPU_SMDAT/CLK to GND.	0.3(X02)
35	14	HW	2016/08/04	COMPAL	Intel suggestion	RC137 change from 1K to 3K	0.3(X02)
36	27	HW	2016/08/04	COMPAL	For UT7 2nd source issue	Add RT393 PD 100K ohm to +5V_PD_VDD for discharging instantly	0.3(X02)
37	45	HW	2016/08/04	COMPAL	Touchpad I2C EA	Chagne RZ20, RZ21 from 4.7k ohm to 2.2k ohm Change CZ80, CZ81 from 330pf to 10pf	0.3(X02)
38	26	HW	2016/08/04	COMPAL	For PD sample	Change UT5 from SA00009W200 to SA00009W210	0.3(X02)
39	33, 38	HW	2016/08/09	COMPAL	DFB request	SMT concern DZ1, DZ2, DZ5, DZ6 PCB pad is too small, suggest use the symbol "RB520SM-30T2R_EMD2-2" follow PD903	0.3(X02)
40	34, 36	HW	2016/08/10	COMPAL	Footprint align	DA8, DE1 follow symbol "RB520SM-30T2R_EMD2-2"	0.3(X02)
41	46	HW	2016/08/11	COMPAL	ME request	H9 footprint change from "H_2P8-G" to "H_2P8"	0.3(X02)
42	36	HW	2016/08/11	COMPAL	schematic align	add power rail +3.3V_ALW_UE2 for UE2	0.3(X02)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY		
Compal Electronics, Inc.		
Title EE P.I.R (2/6)		
Size	Document Number LA-E071P	Rev 1.0
Date Wednesday, November 30, 2016	Sheet 63	of 64

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
43	31	HW	2016/08/30	COMPAL	[ME] SD card issue	1. change JSD1 form "T-SOL_156-2000302608" to "T-SOL_158-1000902614" 2. QR1.3 connect GND	0.4(X02)
44	35	HW	2016/08/30	COMPAL	battery life	USH_DET# reserve RE526 (10K) PU to +3.3V_Run, follow X7	0.4(X02)
45	37	HW	2016/09/08	COMPAL	TPM change to NPCT650VB2YX	Change UZ12 from to SA00008EL70 to SA00008EL80	0.5(X03)
46	35, 36	HW	2016/09/08	COMPAL	Expander I/O change from ITE8010 to MCP23008	Change UE2 from SA00009VL00 to SA0000ADQ00, remove RE523 Change RE524, RE525 from 10Kohm to 2.2Kohm	0.5(X03)
47	35	HW	2016/09/08	COMPAL	Board ID	Change RE79 to 33kohm (SD028330280)	0.5(X03)
48	35	HW	2016/09/08	COMPAL	schematic align	Reserve RE526(10K) PU for USH_DET# to +3.3V_ALW	0.5(X03)
49	35	HW	2016/09/08	COMPAL	EC request for power consumption	Add RE505 PU to +3.3V_ALW for LOM_CABLE_DETECT# (Reserve) Add RE532 PU to +3.3V_ALW for BCM5882_ALERT#	0.5(X03)
50	38	HW	2016/09/08	COMPAL	USH/B de-pop, pop on MB side	POP RZ8,RZ9 for USH SMBus	0.5(X03)
51	36	HW	2016/09/20	COMPAL	DELL request	Add RE536/RE537 for resistors for PCH_DPWROK circuit	0.5(X03)
52	35	HW	2016/09/20	COMPAL	WDT schematic option 2	use Option2: pop RE361 / depop RE362	0.5(X03)
53	34	HW	2016/09/20	COMPAL	EMI request	1. L6-L9 change to 80ohm bead (BLM15PD800SN1D, SM01000N000) for BR14/15 2. depop CA2, CA3 3. RA55,RA56 need to netin for changing location(LA15, LA16) with 33ohm bead (BLM15PX330SN1D,SM01000NA00)	0.5(X03)
54	36	HW	2016/10/09	COMPAL	BITS294007 - Sometimes need to press power button twice to power on system.	CE12 change to 2.2u (SE000008880) RE33 change to 1K (SD028100180)	0.5(X03)
55	24	HW	2016/10/09	COMPAL	U-line VGA EA PASS	depop RV121/RV122	0.5(X03)
56	26	HW	2016/10/09	COMPAL	TI CC pin for ESD request	CT85,CT86 change to 470p.(SE074471k80)	0.5(X03)
57	26	HW	2016/10/31	COMPAL	TI CC pin for EA	CT85,CT86 change to 820p.(SE000003W80)	1.0(A00)
58	26	HW	2016/10/31	COMPAL	EC watchdog reserve	add QE13,RE530,CE503	1.0(A00)
59	26	HW	2016/10/31	COMPAL	UE1.H8 to prevent EOS issue on MEC5105	Add RE539(100ohm) to CV2_ON	1.0(A00)
60	36	HW	2016/10/31	COMPAL	BOARD ID	Change RE79 to 4.3k ohm(SD028430180)	1.0(A00)
61	36	HW	2016/10/31	COMPAL	Change R1 to R3 for MP part	Change UL1 CP/N to SA000081G1L Change UE1 CP/N to SA00009GL30	1.0(A00)
62	36	HW	2016/10/31	COMPAL	For DFB request.	Close solder mask CMOS1 (-NPM) and other co-lay part	1.0(A00)
63	36	HW	2016/10/31	COMPAL	Service Mode Switch remove	Depop SW1 and RC222 and RC221 change to short pad	1.0(A00)
64	36	HW	2016/10/31	COMPAL	RE374 change BS to LPC@	RE374 change BS to LPC@	1.0(A00)
65	36	HW	2016/10/31	COMPAL	For MEC5105 rev. C	Pop RE362,RE536; Depop RE361,QE13,CE503,RE530,UE7,CE5,CE6,RE348,RE537	1.0(A00)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

				Compal Electronics, Inc.	
EE P.I.R (2/6)					
Size	Document Number				Rev
	LA-E071P				1.0
Date: Wednesday, November 30, 2016 Sheet 64 of 64					